View 74ALS373_168976.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
74ALS373/74ALS374 Latch/flip-flop
Product specification IC05 Data Handbook 1991 Feb 08
Philips Semiconductors
Philips Semiconductors
Product specification
Latch/flip-flop
74ALS373 Octal transparent latch (3-State) 74ALS374 Octal D flip-flop (3-State)
FEATURES
74ALS373/74ALS374
* 8-bit transparent latch - 74ALS373 * 8-bit positive edge triggered register - 74ALS374 * 3-State output buffers * Common 3-State output register * Independent register and 3-State buffer operation
TYPE 74ALS373 TYPICAL PROPAGATION DELAY 6.0ns TYPICAL SUPPLY CURRENT (TOTAL) 14mA TYPICAL SUPPLY CURRENT (TOTAL) 17mA
DESCRIPTION
The 74ALS373 is an octal transparent latch coupled to eight 3-State output devices. The two sections of the device are controlled independently by enable (E) and output enable (OE) control gates. The data on the D inputs is transferred to the latch outputs when the enable (E) input is High. The latch remains transparent to the data input while E is High, and stores the data that is present one setup time before the High-to-Low enable transition. The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low output enable (OE) controls all eight 3-State buffers independent of the latch operation. When OE is Low, latched or transparent data appears at the output. When OE is High, the outputs are in High impedance "off" state, which means they will neither drive nor load the bus. The 74ALS374 is an 8-bit edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by clock (CP) and output enable (OE) control gates. The register is fully edge triggered. The state of the D input, one setup time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output. The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low output enable (OE) controls all eight 3-State buffers independent of the register operation. When OE is Low, the data in the register appears at the outputs. When OE is High, the outputs are in High impedance "off" state, which means they will neither drive nor load the bus.
TYPE 74ALS374
TYPICAL fMAX 50MHz
ORDERING INFORMATION
ORDER CODE DESCRIPTION COMMERCIAL RANGE VCC = 5V 10%, Tamb = 0C to +70C 74ALS373N, 74ALS374N 74ALS373D, 74ALS374D 74ALS373DB, 74ALS374DB DRAWING NUMBER
20-pin plastic DIP 20-pin plastic SOL 20-pin plastic SSOP Type II
SOT146-1 SOT163-1 SOT339-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS D0 - D7 E (74ALS373) OE CP (74ALS374) Q0 - Q7 Data inputs Enable input (active-High) Output enable inputs (active-Low) Clock pulse input (active rising edge) 3-State outputs DESCRIPTION 74ALS (U.L.) HIGH/LOW 1.0/1.0 1.0/1.0 1.0/1.0 1.0/1.0 130/240 LOAD VALUE HIGH/LOW 20A/0.1mA 20A/0.1mA 20A/0.1mA 20A/0.1mA 2.6mA/24mA
NOTE: One (1.0) ALS unit load is defined as: 20A in the High state and 0.1mA in the Low state.
1991 Feb 08
2
853-1243 01670
Philips Semiconductors
Product specification
Latch/flip-flop
74ALS373/74ALS374
PIN CONFIGURATION - 74ALS373
OE 1 Q0 2 D0 3 D1 4 Q1 5 Q2 6 D2 7 D3 8 Q3 9 GND 10 20 VCC 19 Q7 18 D7 17 D6 16 Q6 15 Q5 14 D5 13 D4 12 Q4 11 E
PIN CONFIGURATION - 74ALS374
OE Q0 D0 D1 Q1 Q2 D2 D3 Q3 1 2 3 4 5 6 7 8 9 20 VCC 19 Q7 18 D7 17 D6 16 Q6 15 Q5 14 D5 13 D4 12 Q4 11 CP
GND 10
SF00250
SF00253
LOGIC SYMBOL - 74ALS373
3 4 7 8 13 14 17 18
LOGIC SYMBOL - 74ALS374
3
4
7
8
13
14
17
18
D0 D1 D2 D3 D4 D5 D6 D7 11 1 E OE Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
D0 D1 D2 D3 D4 D5 D6 D7 11 1 CP OE Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
2 VCC = Pin 20 GND = Pin 10
5
6
9 12
15
16
19 VCC = Pin 20 GND = Pin 10
2
5
6
9 12
15
16
19
SF00251
SF00254
IEC/IEEE SYMBOL - 74ALS373
1 11 EN1 EN2 2 5 6 9 12 15 16 19
IEC/IEEE SYMBOL - 74ALS374
1 11 EN1 C1 2 5 6 9 12 15 16 19
3 4 7 8 13 14 17 18
2D
1
3 4 7 8 13 14 17 18
2D
1
SF00252
SC00098
1991 Feb 08
3
Philips Semiconductors
Product specification
Latch/flip-flop
74ALS373/74ALS374
LOGIC DIAGRAM - 74ALS373
D0 3 D E E 11 D1 4 D E D2 7 D E D3 8 D E D4 13 D E D5 14 D E D6 17 D E D7 18 D E
Q
Q
Q
Q
Q
Q
Q
Q
OE
1 2 5 Q1 6 Q2 9 Q3 12 Q4 15 Q5 16 Q6 19 Q7
VCC = Pin 20 GND = Pin 10
Q0
SF00256
FUNCTION TABLE - 74ALS373
INPUTS INTERNAL REGISTER OE L L L L L H H H= h= L= l= NC= X= Z= = E H H L L H Dn L H l h X X Dn L H L H NC NC Dn Q0 - Q7 L Enable and read register H L Latch and read register H NC Z Z Disable outputs Hold OUTPUTS OPERATING MODE
High-voltage level High state must be present one setup time before the High-to-Low enable transition Low-voltage level Low state must be present one setup time before the High-to-Low enable transition No change Don't care High impedance "off" state High-to-Low enable transition
1991 Feb 08
4
Philips Semiconductors
Product specification
Latch/flip-flop
74ALS373/74ALS374
LOGIC DIAGRAM - 74ALS374
D0 3 D CP Q CP 11 D1 4 D CP Q D2 7 D CP Q D3 8 D CP Q D4 13 D CP Q D5 14 D CP Q D6 17 D CP Q D7 18 D CP Q
OE VCC = Pin 20 GND = Pin 10
1 2 Q0 5 Q1 6 Q2 9 Q3 12 Q4 15 Q5 16 Q6 19 Q7
SF00257
FUNCTION TABLE - 74ALS374
INPUTS INTERNAL REGISTER OE L L L H H H= h= L= l= NC= X= Z= = = CP Dn l h X X Dn L H NC NC Dn Q0 - Q7 L Load and read register H NC Z Z Disable outputs Hold OUTPUTS OPERATING MODE
High-voltage level High state must be present one setup time before the Low-to-High clock transition Low-voltage level Low state must be present one setup time before the Low-to-High clock transition No change Don't care High impedance "off" state Low-to-High clock transition Not Low-to-High clock transition
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.) SYMBOL VCC VIN IIN VOUT IOUT Tamb Tstg Supply voltage Input voltage Input current Voltage applied to output in High output state Current applied to output in Low output state Operating free-air temperature range Storage temperature range PARAMETER RATING -0.5 to +7.0 -0.5 to +7.0 -30 to +5 -0.5 to VCC 48 0 to +70 -65 to +150 UNIT V V mA V mA C C
1991 Feb 08
5
Philips Semiconductors
Product specification
Latch/flip-flop
74ALS373/74ALS374
RECOMMENDED OPERATING CONDITIONS
LIMITS SYMBOL VCC VIH VIL IIK IOH IOL Tamb Supply voltage High-level input voltage Low-level input voltage Input clamp current High-level output current Low-level output current Operating free-air temperature range 0 PARAMETER MIN 4.5 2.0 0.8 -18 -2.6 24 +70 NOM 5.0 MAX 5.5 V V V mA mA mA C UNIT
DC ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted.) SYMBOL PARAMETER TEST CONDITIONS1 MIN VO OH High-level High level output voltage VCC = 10%, VIL = MAX, , , VIH = MIN VCC = MIN, VIL = MAX, , , VIH = MIN VCC = MIN, II = IIK VCC = MAX, VI = 7.0V VCC = MAX, VI = 2.7V 74ALS373 74ALS374 VCC = MAX, VI = 0 4V MAX 0.4V VCC = MAX, VI = 2.7V VCC = MAX, VI = 0.4V VCC = MAX, VO = 2.25V ICCH 74ALS373 ICC Supply current (total) 74ALS374 ICCL ICCZ ICCH ICCL ICCZ VCC = MAX VCC = MAX -30 7 14 17 11 19 20 IOH = -0.4mA IOH = MAX IOL = 12mA IOL = 24mA VCC - 2 2.4 3.2 0.25 0.35 -0.73 0.40 0.50 -1.2 0.1 20 -0.1 -0.2 20 -20 -112 16 25 27 19 29 31 LIMITS TYP2 UNIT MAX V V V V V mA A mA mA A A mA mA mA mA mA mA mA
VO OL VIK II IIH IIL IOZH IOZL IO
Low level output voltage Low-level Input clamp voltage Input current at maximum input voltage High-level input current Low-level input current Off-state output current, High-level voltage applied Off-state output current, Low-level voltage applied Output current3
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. 2. All typical values are at VCC = 5V, Tamb = 25C. 3. The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.
1991 Feb 08
6
Philips Semiconductors
Product specification
Latch/flip-flop
74ALS373/74ALS374
AC ELECTRICAL CHARACTERISTICS
LIMITS SYMBOL PARAMETER TEST CONDITION Tamb = 0C to +70C VCC = +5.0V 10% CL = 50pF, RL = 500 MIN tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ fMAX tPLH tPHL tPZH tPZL tPHZ tPLZ Propagation delay Dn to Qn Propagation delay E to Qn Output enable time to High or Low level Output disable time from High or Low level Maximum clock frequency Propagation delay CP to Qn Output enable time to High or Low level Output disable time from High or Low level 74ALS374 Waveform 3 Waveform 2 74ALS373 Waveform 6 Waveform 7 Waveform 6 Waveform 7 Waveform 1 Waveform 1 Waveform 6 Waveform 7 Waveform 6 Waveform 7 2.0 2.0 3.0 3.0 2.0 3.0 2.0 2.0 50 3.0 4.0 3.0 3.0 2.0 3.0 12.0 14.0 9.0 11.0 10.0 12.0 MAX 12.0 14.0 14.0 14.0 14.0 14.0 10.0 12.0 ns ns ns ns MHz ns ns ns UNIT
AC SETUP REQUIREMENTS
LIMITS SYMBOL PARAMETER TEST CONDITION Tamb = 0C to +70C VCC = +5.0V 10% CL = 50pF, RL = 500 MIN tsu(H) tsu(L) th(H) th(L) tw(H) tsu(H) tsu(L) th(H) th(L) tw(H) tw(L) Setup time, High or Low Dn to E Hold time, High or Low Dn to E E Pulse width, High Setup time, High or Low Dn to CP Hold time, High or Low Dn to CP CP Pulse width, High or Low 74ALS374 74ALS373 Waveform 4 Waveform 4 Waveform 2 Waveform 5 Waveform 5 Waveform 1 6.0 6.0 6.0 6.0 10.0 6.0 6.0 1.0 1.0 10.0 10.0 MAX ns ns ns ns ns ns UNIT
1991 Feb 08
7
Philips Semiconductors
Product specification
Latch/flip-flop
74ALS373/74ALS374
AC WAVEFORMS
For all waveforms, VM = 1.3V. The shaded areas indicate when the input is permitted to change for predictable output performance.
1/fmax CP V M tw(H) tPLH Qn VM tw(L) tPHL VM Qn VM VM E VM
tw(H) VM tPHL VM VM tPLH VM
SF00258
SF00259
Waveform 1. Propagation Delay for Clock Input to Output, Clock Pulse Widths, and Maximum Clock Frequency
Waveform 2. Propagation Delay for Enable to Output and Enable Pulse Width
Dn
VM tPLH
VM tPHL
Qn
VM
VM
SF00260
Waveform 3. Propagation Delay for Data to Output
Dn
VM tsu(H)
VM th(H)
VM tsu(L)
VM th(L)
Dn
VM tsu(H)
VM th(H)
VM tsu(L)
VM th(L) VM
E
VM
VM
CP
VM
SF00261
SF00262
Waveform 4. Data Setup Time and Hold Times
Waveform 5. Data Setup Time and Hold Times
OE
VM tPZH
VM tPHZ VM 0V VOH -0.3V
OE
VM tPZL
VM tPLZ 3.5V VM VOL +0.3V
Qn
Qn
SC00099
SC00100
Waveform 6. 3-State Output Enable Time to High Level and Output Disable Time from High Level
Waveform 7. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level
1991 Feb 08
8
Philips Semiconductors
Product specification
Latch/flip-flop
74ALS373/74ALS374
TEST CIRCUIT AND WAVEFORMS
VCC 7.0V NEGATIVE PULSE 90% VM 10% tTHL (tff) CL RL tw VM 10% tTLH (tr ) 0.3V 90% AMP (V)
VIN PULSE GENERATOR RT D.U.T.
VOUT
RL
tTLH (tr ) 90%
tTHL (tf ) AMP (V) 90% VM tw 10% 0.3V
Test Circuit for 3-State Outputs SWITCH POSITION TEST SWITCH closed tPLZ, tPZL All other open
POSITIVE PULSE 10%
VM
Input Pulse Definition INPUT PULSE REQUIREMENTS Family Amplitude VM 74ALS 3.5V 1.3V Rep.Rate 1MHz tw 500ns tTLH 2.0ns tTHL 2.0ns
DEFINITIONS: RL = Load resistor; see AC electrical characteristics for value. CL = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value. RT = Termination resistance should be equal to ZOUT of pulse generators.
SC00072
1991 Feb 08
9
Philips Semiconductors
Product specification
Latch/flip-flop
74ALS373/74ALS374
DIP20: plastic dual in-line package; 20 leads (300 mil)
SOT146-1
1991 Feb 08
10
Philips Semiconductors
Product specification
Latch/flip-flop
74ALS373/74ALS374
SO20: plastic small outline package; 20 leads; body width 7.5 mm
SOT163-1
1991 Feb 08
11
Philips Semiconductors
Product specification
Latch/flip-flop
74ALS373/74ALS374
SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm
SOT339-1
1991 Feb 08
12
Philips Semiconductors
Product specification
Latch/flip-flop
74ALS373/74ALS374
DEFINITIONS
Data Sheet Identification
Objective Specification
Product Status
Formative or in Design
Definition
This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.
Preliminary Specification
Preproduction Product
Product Specification
Full Production
Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. LIFE SUPPORT APPLICATIONS Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381 (c) Copyright Philips Electronics North America Corporation 1997 All rights reserved. Printed in U.S.A.
Philips Semiconductors
1991 Feb 08 13

▲Up To Search▲

Price & Availability of 74ALS373

	To Download 74ALS373 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .